A Customized NoC Architecture to Enable Highly Localized Computing-on-the-Move DNN Dataflow

نویسندگان

چکیده

The ever-increasing computation complexity of fast-growing Deep Neural Networks (DNNs) has requested new computing paradigms to overcome the memory wall in conventional Von Neumann architectures. emerging Computing-In-Memory (CIM) architecture been a promising candidate accelerate neural network computing. However, data movement between CIM arrays may still dominate total power consumption designs. This brief proposes flexible processor named Domino and “Computing-On-the-Move” (COM) dataflow, enable stream local access significantly reduce energy. Meanwhile, employs customized distributed instruction scheduling within Network-on-Chip (NoC) implement inter-memory attain mapping flexibility. evaluation with prevailing DNN models shows that achieves 1.77-to- $2.37\times $ efficiency over several state-of-the-art accelerators improves throughput by 1.28-to- notation="LaTeX">$13.16\times .

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A NoC-based Infrastructure to Enable Dynamic Self Reconfigurable Systems

Electronic equipments with higher performance, lower power consumption, and smaller size motivate the research for more efficient design methods. Platform-based design is a method to implement complex SoCs that avoids design from scratch. Usually, a platform-based designed SoC includes one or more processors, a real-time operating system, intellectual property (IP) blocks, memories and an inter...

متن کامل

Dynamic Reconfigurable NoC (DRNoC) Architecture: Application to Fast NoC Emulation

The aim of this Chapter is to present a highly flexible reconfigurable NoC solution for commercial FPGAs on one side, and on the other side, to provide an innovative approach for fast NoC emulation. The reconfigurable on-chip communication solution that is proposed in this chapter is capable of being reconfigured by means of adapting routers, network interfaces and cores themselves. The main di...

متن کامل

HyperFlow: A Heterogeneous Dataflow Architecture

We propose a dataflow architecture, called HyperFlow, that offers a supporting infrastructure that creates an abstraction layer over computation resources and naturally exposes heterogeneous computation to dataflow processing. In order to show the efficiency of our system as well as testing it, we have included a set of synthetic and real-case applications. First, we designed a general suite of...

متن کامل

Patterns to Enable Mass-Customized Business Process Monitoring

Mass-customization challenges the one-size-fits-all assumption of mass production, allowing customers to specify the options that best fit their requirements when choosing a product or a service. In business process management, to achieve mass-customization, providers offer to their customers the opportunity to customize the way in which a process will be enacted. We focus on monitoring as a sp...

متن کامل

JESSICA: Java-Enable Single-System-Image Computing Architecture

JESSICA stands for ‘Java-Enabled Single-System-Image Computing Architecture’. It is a middle-ware running on top of the standard UNIX operating system that makes a cluster of computers to appear as a single, multi-processor machine to Java applications. Thread migration is supported by a novel approach called Delta Execution, where only the machine-independent part of a thread’s execution conte...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Circuits and Systems Ii-express Briefs

سال: 2022

ISSN: ['1549-7747', '1558-3791']

DOI: https://doi.org/10.1109/tcsii.2021.3134799